


# QL4 (15.6W) BLOCK DIAGRAM

LAYER 1 : TOP  
LAYER 2 : SGND  
LAYER 3 : IN1  
LAYER 4 : VCC  
LAYER 5 : IN2  
LAYER 6 : IN3  
LAYER 7 : SGND2  
LAYER 8 : BOT




UMA GPU CORE (RT8152A)	PAGE 32
SYSTEM POWER RT8206B	PAGE 33
VCCP +1.1VTT(RT8208A) AND PCH 1.05V(RT8204)	PAGE 34
CPU CORE ISL6288	PAGE 35
VGACORE(1.025V) RT8208A	PAGE 36
DDR III SMD DR_VTERM 1.5V/1.5VSUS(RT8207)	PAGE 37
SYSTEM CHARGER(ISL6251AHAZ-T)	PAGE 39

Date: Friday, October 09, 2009	Sheet 2 of 44
--------------------------------	---------------


	DIS	UMA
Ra	NA	0 ohm
Rb	0 ohm	NA
Rc	0 ohm	NA

U29A





DMI

2.7GT/s data rate

Intel(R) FDI  
PCI EXPRESS -- GRAPHICS

IC:AUB\_CFD\_TPGA,R1P0




MISC

THERMAL

DDR3 MISC

PWR MANAGEMENT

JTAG &amp; BPM

PV 0616  
DEL debug Con.

CLOCKS

CLOCK#

DDR3 MISC

JTAG &amp; BPM

JTAG &amp; BPM

JTAG &amp; BPM

JTAG &amp; BPM

JTAG &amp; BPM

JTAG &amp; BPM

JTAG &amp; BPM

JTAG &amp; BPM

JTAG &amp; BPM

JTAG &amp; BPM

JTAG &amp; BPM

JTAG &amp; BPM

JTAG &amp; BPM

JTAG &amp; BPM

JTAG &amp; BPM

JTAG MAPPING

PV 0616  
DEL debug Con.



XDP TRST# R129 51.4


Scan Chain (Default)	STUFF -> R97, R89, R90 NO STUFF -> R84, R512
CPU Only	STUFF -> R97, R84 NO STUFF -> R89, R512, R90
GMCH Only	STUFF -> R512, R90 NO STUFF -> R97, R84, R89

PROJECT : QL4  
Quanta Computer Inc.


Size	Document Number	Rev
Custom	PROCESSOR 1/4(HOST&PEX)	E
Date: Friday, October 09, 2009	Sheet 3 of 44	

## AUBURNDALE/CLARKSFIELD PROCESSOR (DDR3)






## AUBURNDALE/CLARKSFIELD PROCESSOR (GND)



The Clarkfield processor's PCI Express interface may not meet PCI Express 2.0 jitter specifications. Intel recommends placing a 3.01k  $\pm$  5% pull down resistor to VSS on CFG[7] pin for both rPGA and BGA components. This pull down resistor should be removed when this issue is fixed.

**AUBURNDALE/CLARKSFIELD PROCESSOR( RESERVED, CFG)**



**For Discrete only**



CFG[ 1:0 ] - PCI Express Configuration Select

```
d * 11= 1 x 16 PEG
  * 10= 2 x 8 PEG
```

**PROJECT : QL4**  
Quanta Computer Inc.






Size	Document Number
------	-----------------




Custom	<b>PROCESSOR 4/4(GND)</b>	E
--------	---------------------------	---

Date: Friday, October 09, 2009	Sheet 6 of 44
--------------------------------	---------------

	1	0
CFG4 (Display Port Presence)	Disabled; No Physical Display Port attached to Embedded Display Port	Enabled; An external Display port device is connected to the Embedded Display port
CFG0 (PCI-Epress Configuration Select)	Single PEG	Bifurcation enabled
CFG3 (PCI-Epress Static Lane Reversal)	Normal Operation	Lane Numbers Reversed 15 -> 0 , 14 -> 1




1205 The SATALED# signal is open-collector and requires a weak external pull-up (8.2 k to 10 k ) to +V3.3.






**2M byte SPI ROM for ME**  
MXIC: AKE38FP0Z00  
WINBOND: AKE38FP0N01  
AIT: AKE38ZN0800

**SPI ROM Socket**  
DG008000031




**PROJECT : QL4**  
Quanta Computer Inc.



## U35B





# IBEX PEAK-M (PCI,USB,NVRAM)



## Discrete Only



# IBEX PEAK-M (DMI,FDI,GPIO)



**PROJECT : QL4**  
**Quanta Computer Inc.**

Size	Document Number	Rev
Custom	PCH 3/5(PCI,ONFI,USB,DMI)	E
Date: Friday, October 09, 2009		Sheet 9 of 44






[2,3,7,8,10,11,12,13,21,22,23,24,25,26,27,28,29,30,31,32,33,37,40,42] +1.05V

[8,10,11,14,27,40] +3V

[8,10,11,14,27,40] +3VS5

## IBEX PEAK-M (GND)

10




Boot BIOS Strap		
PCI_GNT0#	GNT#1	Boot BIOS Location
0	0	LPC
0	1	Reserved (NAND)
1	0	PCI
1	1	SPI



Danbury Technology Enabled	
NV_ALE	High = Enable Low = Disable


DMI Termination Voltage	
NV_CLE	Set to Vcc when LOW Set to Vcc/2 when HIGH

No Reboot Strap



Board ID	ID0	ID1	ID2	ID3	ID4	ID5	ID6
LG/CB	0=LG 1=CB						
UMA/Dis.		0=UMA 1=Dis.					
15.6" / 14"			0=QL4/TW9 1=QL2/SW9				
Switchable						1=YES 0=NO	

## BOARD ID SETTING









Board ID	ID6	ID5	ID4	ID3	ID2	ID1	ID0
TBD	RD6 (0)	RD5 (0)	RD4 (0)	RD3 (0)	RD2 (0)	RD1 (0)	RU0 (1)
TBD	RD6 (0)	RD5 (0)	RD4 (0)	RD3 (0)	RD2 (0)	RU1 (1)	RD0 (0)
TBD	RD6 (0)	RD5 (0)	RD4 (0)	RD3 (0)	RD2 (0)	RU1 (1)	RU0 (1)
TBD	RD6 (0)	RD5 (0)	RD4 (0)	RD3 (0)	RU2 (1)	RD1 (0)	RD0 (0)
TBD	RD6 (0)	RD5 (0)	RD4 (0)	RD3 (0)	RU2 (1)	RD1 (0)	RU0 (1)
TBD	RD6 (0)	RD5 (0)	RD4 (0)	RD3 (0)	RU2 (1)	RU1 (1)	RD0 (0)
TBD	RD6 (0)	RD5 (0)	RD4 (0)	RD3 (0)	RU2 (1)	RU1 (1)	RU0 (1)




**PROJECT : QL4**  
Quanta Computer Inc.

Size Custom	Document Number <b>PCH 4/5 (GPIO &amp; Strap)</b>	Rev E
Date: Friday, October 09, 2009	Sheet 10 of 44	





Place these Caps near So-Dimm0.







[13,39] +0.75V\_DDR\_VTT  
[5,13,39,40,42] +1.5VSUS  
[2,3,7,8,9,10,11,13,21,22,23,24,25,26,27,28,29,30,31,32,33,37,40,42] +3V  
[3,7,21,25,28,29,30,34,35,36,38,40,41,42] +3VPCU  
[29,34,35,36,37,38,39,40] +5VPCU





**PROJECT : QL4**  
**Quanta Computer Inc.**

Size	Document Number	Rev
Custom	DDR3 DIMM-0	E
Date: Friday, October 09, 2009	Sheet 12 of 44	




PEX\_IOVDD+PEX\_IOVDDQ+PEX\_PLLVDD > 2.2A


U33A  
BGA989-INV/DIA-NB9P-GS  
COMMON



Near BGA







12~16 mils width  
110mA



12~16 mils width


AG20 PEX\_CAL\_PU\_GND/ NC  
A2 NC 1  
AB7 NC 2  
AD6 NC 3  
AF6 NC 4  
AJ5 NC 5  
AK6 NC 6  
AL7 NC 7  
E7 NC 8  
H32 NC 11  
M7 NC 13  
P6 NC 14  
NC 15  
U7 NC 18  
V6 NC 19

PCI EXPRESS




R450 un-mount for switchable function


Only for Hybrid




## power up sequence



NB9M: VGACORE +0.90V (Normal) , +1.09V  
NVVDD Maximum Settling Time



## PEX\_RST timing



[15,16,32,42] +1.05V\_GFX  
[16,17,22,32,33,38,42] +3V\_GFX



**PROJECT : QL4**  
**Quanta Computer Inc.**

Size	Document Number	Rev
Custom	N10M-GE (PCIE V/F) 1/5	E
Date: Friday, October 09, 2009	Sheet 14 of 44	

1211 for Nvidia request  
add transition cap

U33B

BG969-NVIDIA-NB9P-GS  
COMMON12/02 modify  
package for N10

[19] FBA_CMD0	V32	FBA_CMD0	L32	VMA_DQ0
[19] FBA_CMD1	W31	FBA_CMD1	N33	VMA_DQ1
[19] FBA_CMD2	U31	FBA_CMD2	L33	VMA_DQ2
[19] FBA_CMD3	Y32	FBA_CMD3	N34	VMA_DQ3
[19] FBA_CMD4	AB35	FBA_CMD4	N35	VMA_DQ4
[19] FBA_CMD5	AB34	FBA_CMD5	P35	VMA_DQ5
[19] FBA_CMD6	W35	FBA_CMD6	P34	VMA_DQ6
[19] FBA_CMD7	W30	FBA_CMD7	P33	VMA_DQ7
[19] FBA_CMD8	T34	FBA_CMD8	K35	VMA_DQ8
[19] FBA_CMD9	T35	FBA_CMD9	K33	VMA_DQ9
[19] FBA_CMD10	T35	FBA_CMD10	K34	VMA_DQ10
[19] FBA_CMD11	AB31	FBA_CMD11	H33	VMA_DQ11
[19] FBA_CMD12	Y30	FBA_CMD12	G34	VMA_DQ12
[19] FBA_CMD13	W32	FBA_CMD13	G33	VMA_DQ13
[19] FBA_CMD14	AA30	FBA_CMD14	E34	VMA_DQ14
[19] FBA_CMD15	AA32	FBA_CMD15	E33	VMA_DQ15
[19] FBA_CMD16	Y33	FBA_CMD16	G31	VMA_DQ16
[19] FBA_CMD17	U32	FBA_CMD17	F30	VMA_DQ17
[19] FBA_CMD18	Y31	FBA_CMD18	G30	VMA_DQ18
[19] FBA_CMD19	U34	FBA_CMD19	G32	VMA_DQ19
[19] FBA_CMD20	Y35	FBA_CMD20	K30	VMA_DQ20
[19] FBA_CMD21	W34	FBA_CMD21	K32	VMA_DQ21
[19] FBA_CMD22	W30	FBA_CMD22	H30	VMA_DQ22
[19] FBA_CMD23	U35	FBA_CMD23	K31	VMA_DQ23
[19] FBA_CMD24	U30	FBA_CMD24	L31	VMA_DQ24
[19] FBA_CMD25	U33	FBA_CMD25	L30	VMA_DQ25
[19] FBA_CMD26	AB30	FBA_CMD26	M32	VMA_DQ26
[19] FBA_CMD27	AB30	FBA_CMD27	N30	VMA_DQ27
[19] FBA_CMD28	AB33	FBA_CMD28	M30	VMA_DQ28
[19] FBA_CMD29	T33	FBA_CMD29	P31	VMA_DQ29
[19] FBA_CMD30	W29	FBA_CMD30	R32	VMA_DQ30

12/02 modify  
package for N10

VMA_DM0	F32	FBA_DQM0
VMA_DM1	F34	FBA_DQM1
VMA_DM2	F30	FBA_DQM2
VMA_DM3	F30	FBA_DQM3
VMA_DM4	AF32	FBA_DQM4
VMA_DM5	AF32	FBA_DQM5
VMA_DM6	AF34	FBA_DQM6
VMA_DM7	AF35	FBA_DQM7
VMA_WDQ50	F34	FBA_DQS_WP0
VMA_WDQ51	F35	FBA_DQS_WP1
VMA_WDQ52	F32	FBA_DQS_WP2
VMA_WDQ53	F31	FBA_DQS_WP3
VMA_WDQ54	AF31	FBA_DQS_WP4
VMA_WDQ55	AF32	FBA_DQS_WP5
VMA_WDQ56	AF34	FBA_DQS_WP6
VMA_WDQ57	AC33	FBA_DQS_WP7
VMA_RDQ50	F35	FBA_DQS_RN0
VMA_RDQ51	G35	FBA_DQS_RN1
VMA_RDQ52	H31	FBA_DQS_RN2
VMA_RDQ53	N32	FBA_DQS_RN3
VMA_RDQ54	AD32	FBA_DQS_RN4
VMA_RDQ55	AF31	FBA_DQS_RN5
VMA_RDQ56	AF35	FBA_DQS_RN6
VMA_RDQ57	AF34	FBA_DQS_RN7

P29	FBA_WCK0
R29	FBA_WCK0_N
L29	FBA_WCK1
M29	FBA_WCK1_N
AG29	FBA_WCK2
AH29	FBA_WCK2_N
AD29	FBA_WCK3
AE29	FBA_WCK3_N

AA27	FBVDDQ_1
AA29	FBVDDQ_2
AA31	FBVDDQ_3
AB27	FBVDDQ_4
AB29	FBVDDQ_5
AC27	FBVDDQ_6
AD27	FBVDDQ_7
AE27	FBVDDQ_8
AJ28	FBVDDQ_9
B18	FBVDDQ_10
E21	FBVDDQ_11
G17	FBVDDQ_12
G18	FBVDDQ_13
G22	FBVDDQ_14
G8	FBVDDQ_15
G9	FBVDDQ_16
H29	FBVDDQ_17
J14	FBVDDQ_18
J15	FBVDDQ_19
J16	FBVDDQ_20
J17	FBVDDQ_21
J20	FBVDDQ_22
J21	FBVDDQ_23
J22	FBVDDQ_24
J23	FBVDDQ_25
J24	FBVDDQ_26
J29	FBVDDQ_27

MEMORY I/F A

FBA_CLK0	T32	VMA_CLK0	VMA_CLK0 [19]
FBA_CLK0*	I31	VMA_CLK0#	VMA_CLK0# [19]
FBA_CLK1	AC30	VMA_CLK1	VMA_CLK1 [19]
FBA_CLK1*	AC30	VMA_CLK1#	VMA_CLK1# [19]

FB\_VREF  
15mils width

FBA_DEBUG	T30	FBA_DEBUG	R140	*10K/F 4	+1.5V_GFX
FB_DLLAVDD0	AG27	FB_PLLAVDD	L17	PBY160808T-301Y-N_6	+1.05V_GFX
FB_PLLAVDD0	AE27	C259	4.7U/6.3V 6		
		C249	1U/6.3V 4		
		C248	1U/10V 4		

For Debug only

15mils width

FBA_CMD28	R515	*10K/F 4
FBC_CMD28	R156	*10K/F 4
FBA_CMD7	R514	*10K/F 4
FBA_CMD15	R519	*10K/F 4
FBA_CMD18	R523	*10K/F 4
FBA_CMD30	R522	*10K/F 4
FBC_CMD7	R164	*10K/F 4
FBC_CMD15	R134	*10K/F 4
FBC_CMD18	R84	*10K/F 4
FBC_CMD30	R94	*10K/F 4

All need stuff for N10P

C181	0.01U/16V 4
C250	0.01U/16V 4
C251	0.01U/16V 4
C254	0.01U/16V 4
C260	1U/10V 4
C239	1U/10V 4
C247	1U/10V 4
C246	0.047U/10V
C222	0.047U/10V
C256	0.047U/10V
C255	4.7U/6.3V 6
C205	4.7U/6.3V 6

All need stuff for N10P

U33C

BG969-NVIDIA-NB9P-GS  
COMMON12/02 modify  
package for N10

[20] FBC_CMD0	C17	FBC_CMD0
[20] FBC_CMD1	D18	FBC_CMD1
[20] FBC_CMD2	F21	FBC_CMD2
[20] FBC_CMD3	A23	FBC_CMD3
[20] FBC_CMD4	D21	FBC_CMD4
[20] FBC_CMD5	B23	FBC_CMD5
[20] FBC_CMD6	E20	FBC_CMD6
[20] FBC_CMD7	C21	FBC_CMD7
[20] FBC_CMD8	F20	FBC_CMD8
[20] FBC_CMD9	F19	FBC_CMD9
[20] FBC_CMD10	F23	FBC_CMD10
[20] FBC_CMD11	A22	FBC_CMD11
[20] FBC_CMD12	C22	FBC_CMD12
[20] FBC_CMD13	B17	FBC_CMD13
[20] FBC_CMD14	F24	FBC_CMD14
[20] FBC_CMD15	C25	FBC_CMD15
[20] FBC_CMD16	E22	FBC_CMD16
[20] FBC_CMD17	C20	FBC_CMD17
[20] FBC_CMD18	B22	FBC_CMD18
[20] FBC_CMD19	A19	FBC_CMD19
[20] FBC_CMD20	D22	FBC_CMD20
[20] FBC_CMD21	D20	FBC_CMD21
[20] FBC_CMD22	E19	FBC_CMD22
[20] FBC_CMD23	D19	FBC_CMD23
[20] FBC_CMD24	F18	FBC_CMD24
[20] FBC_CMD25	C19	FBC_CMD25
[20] FBC_CMD26	F22	FBC_CMD26
[20] FBC_CMD27	C23	FBC_CMD27
[20] FBC_CMD28	B20	FBC_CMD28
[20] FBC_CMD29	A20	FBC_CMD29
[20] FBC_CMD30	A20	FBC_CMD30

12/02 modify  
package for N10

VMC_DM0	A16	FBC_DQM0
VMC_DM1	D10	FBC_DQM1
VMC_DM2	F11	FBC_DQM2
VMC_DM3	D15	FBC_DQM3
VMC_DM4	D27	FBC_DQM4
VMC_DM5	D34	FBC_DQM5
VMC_DM6	A34	FBC_DQM6
VMC_DM7	D28	FBC_DQM7
VMC_WDQ50	C14	FBC_DQS_WP0
VMC_WDQ51	A10	FBC_DQS_WP1
VMC_WDQ52	E10	FBC_DQS_WP2
VMC_WDQ53	D14	FBC_DQS_WP3
VMC_WDQ54	E26	FBC_DQS_WP4
VMC_WDQ55	D32	FBC_DQS_WP5
VMC_WDQ56	A32	FBC_DQS_WP6
VMC_WDQ57	B26	FBC_DQS_WP7
VMC_RDQ50	B14	FBC_DQS_RN0
VMC_RDQ51	B10	FBC_DQS_RN1
VMC_RDQ52	D9	FBC_DQS_RN2
VMC_RDQ53	E14	FBC_DQS_RN3
VMC_RDQ54	F26	FBC_DQS_RN4
VMC_RDQ55	A31	FBC_DQS_RN5
VMC_RDQ56	A31	FBC_DQS_RN6
VMC_RDQ57	A26	FBC_DQS_RN7

G14	FBC_WCK0
G15	FBC_WCK0_N
G11	FBC_WCK1
G12	FBC_WCK1_N
G27	FBC_WCK2
G28	FBC_WCK2_N
G24	FBC_WCK3
G25	FBC_WCK3_N

N27	FBVDDQ_28
P27	FBVDDQ_29
R27	FBVDDQ_30
T27	FBVDDQ_31
U27	FBVDDQ_32
U29	FBVDDQ_33
V27	FBVDDQ_34
V29	FBVDDQ_35
V34	FBVDDQ_36
W27	FBVDDQ_37
Y27	FBVDDQ_38

MEMORY I/F C


FB_CAL_PD_VDDQ	K27	FB_CAL_PD_VDDQ	R130	40.2/F 4	+1.5V_GFX
FB_CAL_PU_GND	L27	FB_CAL_PU_GND	R131	40.2/F 4	
FB_CAL_TERM_GND	M27	FB_CAL_TERM_GND	R146	40.2/F 4	12/16 Modified
FBC_DEBUG	G19	FBC_DEBUG	R117	*10K/F 4	+1.5V_GFX

NC/FB_DLLAVDD1	J19
NC/FB_PLLAVDD1	J18

R92 no stuff

PROJECT : QL4  
Quanta Computer Inc.


Size	Document Number	Rev
Custom	N10M-GE (MEMORY I/F) 2/5	E
Date:	Friday, October 09, 2009	Sheet 15 of 44




**PROJECT : QL4**  
**Quanta Computer Inc.**

Size	Document Number	Rev
Custom	N10M-GE (DISPLAY) 3/5	E
Date: Friday, October 09, 2009	Sheet 16 of 44	






[38] +VGACORE




**PROJECT : QL4**  
Quanta Computer Inc.

Size Custom	Document Number <b>N10M-GE (POWER &amp; GND) 5/5</b>	Rev E
Date: Friday, October 09, 2009		Sheet 18 of 44




# CHANNEL B: 256MB/512MB DDR3

[15] VMC\_DQ[63..0]  
[15] VMC\_DM[7..0]  
[15] VMC\_WDQS[7..0]  
[15] VMC\_RDQS[7..0]





1. If LCD connector near GPU, then place these series Resistors near GPU
2. If LCD connector near N/B, then place these series Resistors near N/B

OPTION SIGNAL FROM NB FOR UMA VGA




OPTION SIGNAL FROM Nvidia to VGA






FOX-GS12401-1011

Delete in PV 0622




B-stage change to 100k Ohm






**PROJECT : QL4**  
Quanta Computer Inc.


Size	Document Number	Rev
Custom	LCD CONN	E
Date: Friday, October 09, 2009 Sheet 21 of 44		





## CRT PORT



## HDMI PORT




PV change,  
UMA only  
Not mount on Switchable



R187 / R188 for Switchable / UMA




## PV 0619 Only for Discrete and Hybrid



Note:


SP0	SD/MMC	MS	XD
SP1			XD_CD#
SP2	SD_WP		
SP3	SD_CD#		
SP4	SD_DAT1		XD_D4
SP5		MS_BS	XD_D5
SP6		MS_D1	XD_D3
SP7	SD_DAT0	MS_D0	XD_D6
SP8	SD_DAT7	MS_D2	XD_D2
SP9		MS_INS#	
SP10	SD_DAT6	MS_D3	XD_D7
SP11	SD_CLK	MS_SCLK	XD_D1
SP12	SD_DAT5		XD_D0
SP13	SD_DAT4		XD_WP#
SP14		XD_R/#	
SP15	SD_DAT3		XD_WE#
SP16	SD_DAT2		XD_RE#
SP17		XD_ALE	
SP18		XD_CE#	
SP19		XD_CLE	

For RTS5159




### 5 IN1 CARD READER XD, MMC/SD, MS/MSP


DV2 add 2'nd source



PV change footprint







PV change footprint





**PROJECT : QL4**  
Quanta Computer Inc.


Size Custom	Document Number <b>RTS5159 &amp; CR SOCKET</b>	Rev E
Date: Friday, October 09, 2009		Sheet 23 of 44




TO Internal Speakers




PV 0616 for HDMI SRS




TO AUDIO/B CON.





[21,27,28,40] +5VSUS  
[11,22,25,27,28,30,32,40] +5V  
[2,3,7,8,9,10,11,12,13,21,22,23,25,26,27,28,29,30,31,32,33,37,40,42] +3V



For EMI Request



Audio



SB\_A# --&gt;EXT HP


SA\_B# --&gt;EXT MIC

Audio JACK: Normal Open







SATA ODD




SATA\_1 CONNECTOR



TOUCH PAD CONNECTOR




TOUCH PAD L/R SW1,SW2 in QL4 use, SW3,SW4 in TW9 use




NEWCARD


NEWCARD (PCIEXPRESS\*1 + USB\*1)




Change CN15#31,32 as ME request for Hole pad expcard-48303-0042-26p-1-qt6 as ME modify Pad size(pin31,32) Move CN15#29,30 Pin as ME request(Molex confirm drawing)




## POWER BOTTON CONNECT




## CPU FAN




## E-SATA/USB COMBO




## KEYBOARD Con.




## KEYBOARD PULL-UP




28







## Capacity board Con.






## USB CAMERA POWER








30







## LVDS Channel Switch



## DGPU\_Channel-A/B




## IGPU\_Channel-A /B




SELx	Ay
LOW	B1
HIGH	B2



## LVDS/CRT DDC Switch



## VGA SWITCH







S	Yn
0	B0
1	B1




**PROJECT : QL4**  
Quanta Computer Inc.

Size	Document Number	Rev
Custom	HDMI Switch / Power CRTL	E
Date: Friday, October 09, 2009	Sheet 32 of 44	


## DGPU\_HDMI



## HDMISwitch



To HDMI Conn.





## OC SETTING

S2 S1 S0 = 1 : 1 : 1 500mV 0dB Default  
 S2 S1 S0 = 1 : 1 : 0 750mV 0dB  
 S2 S1 S0 = 1 : 0 : 1 1000mV 0dB  
 S2 S1 S0 = 1 : 0 : 0 600mV 0dB  
 S2 S1 S0 = 0 : 1 : 1 500mV 0dB  
 S2 S1 S0 = 0 : 1 : 0 500mV 1.5dB  
 S2 S1 S0 = 0 : 0 : 1 500mV 3.5dB  
 S2 S1 S0 = 0 : 0 : 0 500mV 6dB



## EQ SETTING

S1 S0 = 1 : 1 3dB Default  
 S1 S0 = 1 : 0 8dB  
 S1 S0 = 0 : 1 3dB  
 S1 S0 = 0 : 0 15dB

OE#	SEL2	SEL1	Ay
0	X	1	A
0	1	0	B



Mount R793 and R794 for UMA only




Un-mount for switchable function





**PROJECT : QL4**  
 Quanta Computer Inc.

Size	Document Number	Rev
A3	HDMI Switch / Power CRTL	E
Date: Friday, October 09, 2009	Sheet 33 of 44	











# VGA Core & VCC1.1


38

+VGACORE Volt +/- 5%  
Countinue current:16A  
Peak current:18A  
OCP minimum 23A





+1.1V\_PCH Volt +/- 5%  
Countinue current:12A  
Peak current:15A  
OCP minimum 18A













### For Discrete or switchable Only

+1.8 Volt +/- 0.1V  
Continue current: 0.3A  
Peak current: 1A




### For Discrete or switchable Only



Change PC119 to 0.01u/25v as Discrete power sequence

### For Discrete or switchable Only




R51 co-lay PQ71  
R53/R54 co-lay PQ68

SEL	FUNCTION
LOW	DGPU
HIGH	IGPU

For Hybrid DGPU Power Rails Sequence

1. +3V\_GFX, +1.05V\_GFX
2. +VGA\_CORE -> DGPU\_PG
3. 1.5V\_GFX, +1.8V\_GFX

### For Discrete Only



**PROJECT : QL4**  
Quanta Computer Inc.

Size  
A3


Document Number  
**Switchable Power**

Rev  
E


Date: Friday, October 09, 2009 Sheet 42 of 44

## Power up sequence

## LAN/RTC WAKE UP ENABLE.





## LAN/RTC WAKE UP DISABLE.



**PROJECT : QL4**  
Quanta Computer Inc.

Size Custom	Document Number <b>Power up sequence</b>	Rev E
Date: Friday, October 09, 2009	Sheet 43 of 44	



Switchable GPIOs	Descriptions
PCH_GPIO52	DGPU_SELECT#
PCH_GPIO36	DGPU_HOLD_RST#
PCH_GPIO50	DGPU_PWR_EN#
PCH_GPIO37	DGPU_PWR_OK
PCH_GPIO54	EDID_ELECT#